Abstract-The interconnection stability of a grid-connected voltage-source converter (VSC) can be assessed by the passivity properties of the VSC input admittance. If critical grid resonances fall within regions where the input admittance acts passively, i.e., has nonnegative real part, then their destabilization is generally prevented. This paper presents an overview of passivity-based stability assessment, including techniques for space-vector modeling of VSCs whereby expressions for the input admittance can be derived. Design recommendations for minimizing the negative-real-part region are given as well.
that consists solely of passive components-no matter how complex-is always stable.
However, the pure passivity of all components is impossible to obtain. VSCs have negative-conductance behavior in certain frequency ranges [2] . So do electrical machines (due to the induction generator effect [24] ). Yet, if it can be ascertained that every grid-connected VSC has a nonnegative conductance in frequency regions where critical grid resonances appeari.e., partial passivity-then it is unlikely that the VSCs will induce resonance destabilization. Grid codes based on this concept are enforced by several European administrations of electrified railways. It is typically required that nonnegative conductance above the fifth-harmonic frequency must be demonstrated for any new or retrofitted active-front-end rail vehicle to be approved [25] , [26] .
The main objective of this paper is to make a comprehensive overview of the passivity properties of the VSC input admittance. Important previously found results are highlighted. Modeling methods of three-phase VSCs for grid-interaction studies are reviewed, and design recommendations for minimizing the negative-real-part regions are given.
The stage is set in Section II, where a review of critical grid resonances is made, and the details of the assumed VSC control system are discussed. The passivity properties of the so-called inner input admittance, which results from just the current controller (CC) and the pulsewidth modulator (PWM), are considered in Section III. Requirements on the controller parameters and on the total time delay for obtaining passivity are presented. In Section IV, the consideration is extended to the total input admittance, which includes the impact of outer loops that feed into the CC, i.e., the phase-locked loop (PLL) and the direct-voltage controller (DVC). Here, the main novel result of this paper appears. It is shown how complex space vectors and complex transfer functions can be applied to assess the passivity properties of the total input admittance (even though the latter is dq imbalanced [27] ). The analysis method has similarities to that suggested in [10] , [15] , and [17] , but the impact of the DVC is included in addition to the impact of the PLL. Moreover, the usage of space vectors rather than phase quantities obviates the need for deriving separate positive-and negative-sequence expressions.
II. PRELIMINARIES A. Critical Grid Resonances
Grid resonances that are vulnerable to destabilization by VSCs can broadly be classified into two categories.
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1) Harmonic Resonances:
Resonances in this category appear in the range from hundreds of hertz up to a few kilohertz. The first incident of harmonic resonance destabilization, as known to the authors, occurred in the Swiss single-phase rail grid in 1995 [28] [29] [30] [31] . Harmonic resonances are caused by the inherent impedance characteristics of power lines and cables, often in conjunction with converter input filters, such as inductance-capacitance-inductance (LCL) filters.
2) Near-Synchronous Resonances: In this category, we find resonances in the range from the synchronous (fundamental) frequency f 1 up to roughly 2 f 1 , which typically appear in very weak grids, i.e., with an SCR approaching 1 p.u. [32] . Subsynchronous resonances [33] , i.e., below f 1 , can be classified in this category as well.
B. Causes of Resonance Destabilization
The causes of negative-conductance behavior of a VSC (in turn, possibly leading to resonance destabilization) are as follows: 1) the total, i.e., computation-plus-PWM, time delay T d ; 2) the CC dynamics; 3) the dynamics of the outer controllers, i.e., the PLL and, provided that such are used, the DVC and the controller for the reactive power or the point-of-commoncoupling (PCC)-voltage magnitude. Causes 1) and 2) affect harmonic resonances, whereas causes 2) and 3) affect near-synchronous resonances.
C. System Model
In the following, the positive-and negative-sequence synchronous components are, for convenience, referred to as +1 and −1, respectively. Harmonics are referred to with their signed order in a similar fashion. Boldface letters are used to denote complex space vector and transfer functions that operate on complex space vectors. The derivative operator is denoted by s = d/dt (which shall be considered as the complex Laplace variable, where appropriate). Vectors and transfer functions referred to the stationary αβ frame are denoted with the superscript s, whereas vectors and transfer functions referred to the synchronous dq frame aligned with +1 are denoted without a superscript. We introduce T s = 1/ f s as the sampling period, and ω 1 = 2π f 1 and ω s = 2π f s as the angular synchronous and angular sampling frequencies, respectively.
In the control system, the CC closes the innermost, and fastest, loop for the converter current i s (see Fig. 1 ). Overmodulation is assumed not to occur, and switching harmonics are disregarded, allowing the PWM process to be modeled as lumped with the computational time delay into the total time delay T d . The converter is assumed to be equipped with an inductive input filter, with inductance L and a negligible resistance. Hence, the converter-current dynamics are in the αβ frame governed by
where E s is the PCC voltage and v s ref is the reference vector to the PWM, by which the converter voltage v s is generated. The dq-frame correspondence is obtained simply by substituting s → s + j ω 1 [27] 
The grid impedance Z s (s), which is assumed to be balanced (also known as symmetric [27] ), adds the following relations in the αβ and dq frames, respectively:
where 
D. CC
The two CC options that most frequently are suggested in the literature are here reviewed.
1) dq-Frame CC:
The CC is in this case given by
where F c (s) is the controller transfer function and the angleadjustment factor e j ω 1 T d compensates the angle-displacement factor e − j ω 1 T d in (2) . For brevity, PCC-voltage feedforward [3] is not included, but a dq decoupling term j ω 1 Li is added. This prioritizes control of +1 over −1.
A proportional (P)-plus-resonant (R) controller with reduced-order generalized integrators (ROGIs) [34] as R parts is a suitable choice
where α c is the ideal closed-loop-system bandwidth, α h (with dimension angular frequency) is the individual gain factor of the R part for the harmonic order h, and φ h is the compensation angle of that R part [35] , [36] . Characteristically, R parts are included for +1 and −1 as well as for balanced harmonics, i.e., orders −5, +7, −11, +13 . . . [34] . These translate to h = 0, −2, ±6, ±12, . . . in the dq frame. The R part at h = 0 reduces to a pure integrator. Selecting α h α c is recommended [37] .
Combining (2) and (4) yields
where the inner closed-loop system and the inner input admittance, respectively, are given by
By inner, it is meant that the outer control loops, i.e., the PLL and the DVC, are not yet considered. Owing to the dq decoupling and the angle-adjustment factor,
In (5), each ROGI pair at h = ±6, ±12, . . . can, provided that α −h = α h and φ −h = −φ h , be merged into a second-order generalized integrator (SOGI) [35] , [36] as
This reduces the total computational burden, since complex coefficients are avoided. If desired, the ROGI for −1 (i.e., h = −2) can be replaced by an SOGI with h = 2 according to the right-hand side of (9).
2) αβ-Frame CC: An equivalent αβ-frame implementation of control law (4) can be obtained simply by substituting s →s, wheres
We get
The correspondences to (7) and (8) too are obtained simply by substituting s →s
Remark 2: It should be observed that the angle-adjustment factor and the dq decoupling term remain in (11), which is not common practice in αβ-frame control. However, both are useful in this case as well, as they for +1 compensate the static voltage drop j ω 1 Li s across the filter inductor, thus giving prioritized control of +1. As a result, G
Remark 3: Notice that, even for αβ-frame implementation, controller (5) is designed as referred to the dq frame, i.e., with h = 0, −2, ±6, . . .. It is then transformed to the αβ frame by the substitution s →s = s − j ω 1 .
Remark 4: For αβ-frame control, the ROGIs for ±1 can be merged into an SOGI according to (9) . However, replacing the ROGIs for harmonics with SOGIs only adds to the computational burden, as the system order doubles for each controlled harmonic [34] .
3) Bandwidth Selection: The following two assumptions allow a simplified stability analysis of the current control loop to be carried out: 1) The R parts have negligible impact (which is reasonable, given the aforementioned recommendation α h α c ).
2) The imperfect dq decoupling that results from the time delay can be neglected, i.e., 1
is the open-loop transfer function. Since |G k ( j α c )| = 1, α c is the crossover frequency. Thus, the phase margin is given by
With the total time delay expressed in the sampling period as T d = nT s = 2πn/ω s , a bandwidth selection recommendation can be obtained as
The selection recommendation α c ≤ ω s /10 of [38] is obtained as a special case of (16), e.g., for φ m = π/5 = 36 • and n = 1.5.
E. Outer Control Loops
To save space, the loop that, via i ref q , controls the reactive power or the PCC-voltage magnitude is disregarded, and a constant i ref q is considered (see Fig. 1 ).
1) PLL:
The purpose of the PLL is to track the rotation of the PCC voltage vector, thereby aligning the dq frame (with angle θ relative the αβ frame) with the +1 component of E s , whose magnitude is E 0 . The PLL uses the imaginary part of E = e − j θ E s as input signal, which is fed to the PLL controller F p (s). This is typically a P-integral controller, which can be expressed as
where the normalization of the input signal is made by the division by E 0 , and where the gains (with dimension angular frequency) typically are selected as α ip < α p α c . To the PLL-controller output, ω 1 is added, and the sum signal is then integrated to form the transformation angle as
The PLL thus forces Im{E} to zero in the steady state (disturbances disregarded), leaving E = E 0 . Assuming powerinvariant space-vector scaling or per unit values, the complex converter input power is given by S = Ei * [39] . With E = E 0 , we thus have
which shows that i d and −i q are the active-powerproducing and reactive-power-producing current components, respectively. 
2) DVC:
The purpose of the DVC is to make
, the energy balance of the dc link can be expressed as
where P = Re{S} and P l is the load power, including the converter losses (P l < 0 for inverter operation). Since i d is the active-power-producing current component, the following control law can be used:
This allows the DVC to be structurally similar to the PLL controller (17)
and a similar parameter selection recommendation applies, i.e., α id < α d α c (a deviation of the value of C d used in the control system from the actual value does not give a static control error, but effectively alters α d ).
III. PASSIVITY PROPERTIES OF THE INNER INPUT ADMITTANCE
In this section, the impact of the outer control loops is disregarded, reducing the control system to the CC and the PWM. Yet, the important findings can be made by analyzing this reduced system. Because this system is linear and balanced, such an analysis is relatively straightforward [3] . The total time delay plays an important role at harmonic frequencies. Therefore, the elaborate discussions concerning this parameter are first made.
A. Total Time Delay
In digital VSC control systems, particularly for two-level VSCs, it is useful to sample the converter current synchronously in between switchings, i.e., coinciding with the peaks of the triangular carrier signal for suboscillation PWM, as shown in Fig. 2 . Thereby, switching harmonics are suppressed from the samples, often allowing antialiasing filtering to be avoided [35] . There are two variants of this principle. 
1) Double-Update PWM:
In this variant, samples are taken both at the positive and negative peaks, as shown in Fig. 2 . The sampling frequency is twice the switching frequency. The computation time of the CC is generally a fraction of T s , but it is not negligible. For this reason, it is common practice to delay the update of the phase-voltage reference v ref (given here without a specific phase notation) by one sampling interval, as shown in Fig. 2 (dotted arrows) . The current sample taken at time t = kT s updates v ref at t = (k + 1)T s , and so on. Thereby, even short pulses, such as that about t = (k + 3)T s , can be generated without any error due to computation. Each update of v ref affects just one switching event, which can occur minimum immediately and maximum T s after the update. The average (and unavoidable) PWM time delay is 0.5T s , which results in the total time delay (on average)
2) Single-Update PWM: In this variant, the sampling frequency is set equal to the switching frequency. Consequently, the value of T s is in this case twice that in double-update PWM (given that the same switching frequency is used in both cases). Current sampling is made either at the positive or negative peaks of the carrier signal, as shown in Fig. 3 . Provided that the CC computation time is shorter than 0.5T s , reference update can be delayed just until the next peak of the opposite sign (rather than the entire period T s ) [44] . Each update of v ref affects two switching events, which occur symmetrically about the (in this example, negative) peak. The average PWM time delay taken over two such consecutive switching events is obviously 0.5T s , giving T d = T s .
B. Passivity Properties for Different Total Time Delays
In [2] and [5] , it is shown that the negative-real-part region caused by the total time delay begins at the critical frequency f crit at which cos ωT d (for ω = 2π f crit ) changes sign from positive to negative, i.e., for 2π f crit T d = π/2, giving
For 
In Fig. 4 , the real parts of the inner input admittance are shown in the frequency region up to the Nyquist frequency, i.e., −ω s /2 ≤ ω ≤ ω s /2 (since the continuous-time models used here do not account for the effects of aliasing and PWM, evaluation for frequencies above the Nyquist frequency is meaningless). As the solid curves show, for neither one of the PWM variants is a passive system obtained; negative-realpart regions appear above the respective critical frequencies predicted by (23) . A proposal for eliminating the negativereal-part region up to the Nyquist frequency for T d = 1.5T s by a scheme based on PCC-voltage feedforward can be found in [5] . The scheme can easily be adapted to the case T d = T s . If the total time delay can be brought down to T d = 0.5T s , i.e., just the PWM time delay, then (23) gives f crit = f s /2, i.e., the negative-real-part region is eliminated and a passive inner input admittance up to the Nyquist frequency is obtained, as verified in Fig. 4 [40, eq. (6) ], but it is not shown explicitly. It is implicitly shown via the Nyquist criterion in [41] and [42] .) In addition, α c can be increased, for a certain φ m , by 1.5/0.5 = 3 for double-update PWM and by 1/0.5 = 2 for single-update PWM, as shown by (16) .
(dashed curves). (This fact is hinted in
It is generally easier to reduce T d to (or close to) 0.5T s for single-update PWM than for double-update PWM [43] [44] [45] . This is because for single-update PWM, the sampling instant can be shifted between the positive and negative peaks, as shown in Fig. 5 (where the computational time delay is ∼0.2T s ). When v ref suddenly decreases, the currentsampling instant is shifted from the negative to the positive carrier peak. This allows the short positive pulse about t = (k + 1)T s to be generated without timing error.
For double-update PWM, the sampling instants can be shifted away from the peaks, but at the expense of a greatly increased harmonic content of the current samples [40] .
1) Example:
Single-update PWM with f s = 10 kHz and T d = T s is implemented in the control system for an LCL-filter-equipped VSC operating with f 1 = 50 Hz. The resonant frequency is 2.1 kHz, i.e., below f crit = f s /4 = 2.5 kHz. As can be observed in Fig. 6 , the system is initially stable. At the center of the displayed time interval, the interrupt for current sampling is shifted, so that T d = 1.5T s is obtained, giving f crit = f s /6 = 1.7 kHz. The resonance now falls within the negative-real-part region, and as a result, growing oscillations commence. Fig. 7 shows the detail about −11. For the compensationangle selection (24), Re{Y s i (− j 11ω 1 )} is a local minimum, so a local negative-real-part region is avoided, as the solid curve shows. This holds for all R-part frequencies for which cos(hω 1 T d ) > 0 and |hω 1 | < ω s /2 [4] . In many publications on proportional-resonant (PR) controllers (including [34] ), the feature of a compensation angle is not even included, implying φ h = 0. In that case, negativereal-part regions appear about the R-part frequencies, as shown in Fig. 7 (dashed curve) . Although the regions are narrow, the large negative values obtained for larger |h| may yet be enough to destabilize ill-located grid resonances [4] . Thus, the usage of a properly selected compensation angle is highly recommended.
C. Passivity Properties About the R-Part Frequencies

D. Passivity Properties With PCC-Voltage Feedforward
In [3] , it is shown that, if feedforward of the +1 component of E s is combined with an R part for +1 [h = 0 in (5)], then a negative-real-part region about +ω 1 results. Caution is thus advised. In addition, (24) needs to be modified, as shown in [4] , to prevent negative-real-part regions about the R-part frequencies.
IV. PASSIVITY PROPERTIES OF THE TOTAL INPUT ADMITTANCE
The impact of the PLL and the DVC is now included. The complexity of analysis increases markedly, since the dynamics are nonlinear and imbalanced. Rather than resorting to the usage of a multivariable model, involving real space vectors and transfer matrices [2] , [27] , modeling is still made using complex space vectors and transfer functions. This method is akin to that in [10] , [15] , and [17] . The differences are that we elect to use the dq frame rather than a per-phase analysis (thus, obviating the need for deriving separate positive-and negative-sequence expressions), and that the impact of the DVC is considered in addition to the PLL.
A. Impact of the PLL for an αβ-Frame CC
Since a nonlinear system is obtained, linearization must be made to allow transfer functions to be derived. For this sake, a perturbation E about the operating point E 0 of the PCC voltage is considered. For a constant ω 1 , this yields the αβ-frame vector
Introducing a perturbation also in the dq-frame angle, as
This relation can be linearized by approximating e − j θ ≈ 1− j θ and by neglecting cross terms between the perturbation quantities, yielding
Substitution of (26) in (18) 
Im{ E}. (27) If the integral term of (17) (4) and (11) are equivalent under the design premises stated, concerning the current control loop only. However, they differ concerning their PLL impact [15] . For an αβ-frame CC, the dq-frame reference i ref is transformed into the αβ frame as
where i ref is the perturbation about the mean value
is the perturbation impact from the DVC. Equation (28) can be linearized as
where
The PLL thus acts as an added reference perturbation (in the q-direction only in case i 0 is real). The closed-loop impact of (30) can be determined by considering (6) for the perturbation quantities, i.e.
Before proceeding to include the DVC, let us discuss the impact just of the PLL by assuming i ref d = 0. Since (30) includes Im{ E}, it is obvious that the model no longer is balanced [27] . Yet, a complex space-vector model can be employed using the identity Im{ E} = ( E − E * )/(2 j ) in (30) , which gives
Equation (32) shows that, if E contains just one frequency component, e.g., E = E + e j ωt , then-because of the imbalance-two components appear in i, as
Component i − , which may be called an image [27] , is negative sequence in the dq frame, but as long as ω < ω 1 , it is positive sequence in the αβ frame; the components there appear as sideband components of +1, at ω 1 ± ω.
Both components, in turn, affect E via the negative feedback described by (3) . If Z(s) has a resonance at, or close to, +ω, then i + will be amplified, giving a large amplitude | E + | (initially exponentially growing if the resonance gets destabilized). Because the grid is assumed to be balanced,
Consequently, i − is amplified much less by the resonance than i + . The dominant component of E is still E + e j ωt . This component may produce active power of nonzero mean with i + , according to Re{ E + e j ωt i * + } = Re{Y + ( j ω)}| E + | 2 , whereas its interaction with i − just produces active-power pulsations of the angular frequency 2ω. This motivates neglecting the impact of Y − (s) for a stability analysis of the converter-grid interconnection for a balanced grid. Caution is advised, though, since in certain degenerated cases the assumptions may not hold. Moreover, for interaction with an imbalanced grid, which is the case, e.g., for subsynchronous torsional interaction [33] and analysis of multiple-converter systems, a multivariable model, as in [2] , must be used.
Similar conclusions are drawn in [10] , [15] , and [17] , though using somewhat different motivations and a different linearization method. In addition, the per-phase analysis is used, which does not allow the existence of an image component to be revealed.
B. Impact of the DVC
We now proceed to determine the impact of the DVC. Combining (20) with (21) and the relation P = Re{Ei * } = Re{E * i} yields
which can be linearized as
Substitution of (31) in (36) , noting that Re{i 0 E * } = Re{i * 0 E}, yields
This relation has, due to the real part of i ref , 
where, from (30) ,
For brevity, we shall neglect the term −i q0 G p (s)Im{ E}, which tends to have a small impact, particularly at high power factors. This allows (38) to be simplified to
If the integral term of (22) 
, α d is the bandwidth of the direct-voltage control loop. The complete relation between E and i, including PLL and DVC impact, can now be obtained by substituting (39) in (30) and using the identities Re{ E} = ( E+ E * )/2 and Im{ E} = ( E − E * )/(2 j ). The result is identical to (32) , but with
[as Y − (s) is not used in the following, its expression is omitted]. Remark 5: As previously mentioned, the control loop for the PCC-voltage magnitude or the reactive power is disregarded in order to save space. However, inclusion in the analysis of its impact is straightforward. For example, a PCC-voltagemagnitude control law i ref
C. Impact of the PLL for a dq-Frame CC
A different impact of the PLL on the total input admittance is obtained for a dq-frame CC than for an αβ-frame CC [46] . This is because two coordinate transformations, of i s into the dq frame and of v ref into the αβ frame, are used, thus adding two sources of PLL impact. Straightforward calculations show that this adds a term
D. Examples of Passivity Properties Versus Resonance Destabilization
We shall now, by two examples, correlate numerically the passivity properties of Y + (s) given by (40) with the occurrences of resonance destabilization found by simulation in MATLAB. The grid impedance is selected as a parallelseries inductive-capacitive impedance
i.e., the angular resonant frequency in the αβ frame is
and L s = 1 p.u. are selected, whereas C s is varied in order to obtain the desired ω res , as explained in the following. In the control system-which uses an αβ-frame CC-an R part is included only for +1, i.e., for h = 0 in (5), with α h = 0.5 p.u. The PLL and the DVC have the parameters α p = α d = 0.2 p.u. and α ip = α id = 0.05 p.u., except where noted otherwise. The grid voltage is adjusted so as to give E 0 = 1 p.u., the reactive-power exchange is zero, i.e., i q0 = 0, and the system is considered lossless. The last two assumptions yield i 0 = P l /E 0 . 1) Example 1: Inverter Operation: A power injection P l = −0.9 p.u. into the dc link is considered. This scenario could account for, e.g., a photovoltaic inverter. To allow the PLL to quickly track variations in the PCC-voltage angle, α p = 2 p.u. is used in this example (see [10] for a similar selection). The angular resonant frequency ω res is adjusted until marginally stable operation is reached, i.e., a constantamplitude oscillation occurs, as shown in Fig. 8(a) . This correlates well with Fig. 8(b) , where the real part of Y s
is shown: ω res = 1.38 p.u. is located near the upper boundary of the negative-real-part region. Fig. 8(c) shows the discrete Fourier transform (DFT) modulus of i s in a logarithmic scale. The components |i s + | and |i s − |, located symmetrically about ω 1 = 1 p.u., at ω res and 2ω 1 − ω res , respectively, can be observed. The corresponding components in E s are shown in Fig. 8(d) . It can be noted that the lower sideband component has roughly 30 dB smaller amplitude than the upper sideband component, and therefore can be neglected, as discussed in Section IV-A.
The PLL gives a negative impact for inverter operation [2] , which can be deduced by the multiplication by i 0 of G p (s) in (40) . The dashed curve in Fig. 8(b) shows that a much smaller negative-real-part region is obtained for rectifier operation with the same parameter values. For inverter operation, α p should not be made larger than necessary to obtain acceptable dynamic performance, in order to minimize the negativereal-part region.
2) Example 2 (Rectifier Operation): A power draw of P l = 0.9 p.u. from the dc link is now considered. This scenario could account for, e.g., a back-to-back ac motor drive. To give sufficiently small variations in v d for variations that may occur in P l (though not included in the simulation), a larger α d = 0.5 p.u. is this time used. The results shown in Fig. 9 are very similar to those in Fig. 8 , although the negative-real-part region this time is slightly smaller. Consequently, a slightly lower ω res is needed to give marginally stable operation.
The DVC gives negative impact mainly for rectifier operation [2] , which can be deduced by the multiplication by −i * 0 of G d (s) in (40) . The dashed curve in Fig. 9(b) shows that a much smaller negative-real-part region is obtained for inverter operation with the same parameter values. For rectifier operation, α d should not be made larger than necessary to obtain acceptable dynamic performance, in order to minimize the negative-real-part region. (40) . Thus, the identical selections of the PLL controller (17) and the DVC (22) remove the dependence of i d0 from the input-admittance characteristics, giving the same passivity properties for both inverter and rectifier operations. For moderate gain selections, then very small negative-realpart regions are obtained, as shown in Fig. 10(a) .
Remark 7: If a dq-frame CC is used, a widening of the negative-real-part region tends to result, as shown in Fig. 10(b) . It is, therefore, generally preferable to use an αβ-frame CC.
V. CONCLUSION An overview of methods for stability assessment based on the passivity properties of the VSC input admittance was presented. The modeling and analysis method in [10] , [15] , and [17] was generalized. Design recommendations for minimizing the negative-real-part regions were derived. These recommendations, which, in terms of passivity properties, clarify the key results of papers cited in the text, can be summarized as follows: 1) make the total time delay T d as small as possible. If it can be made equal just to the PWM time delay 0.5T s [40] [41] [42] , then a positive real part of the inner input admittance is obtained up to the Nyquist frequency; 2) use proper selection of the R-part compensation angles φ h according to (24) , particularly if R parts are included for higher harmonic orders [4] ; 3) do not select the bandwidths of the outer loops, i.e., the PLL and the DVC, unnecessarily large, this particularly applies for the PLL in inverter operation and the DVC in rectifier operation [2] , [11] , [23] ; 4) use an αβ-frame CC to reduce the PLL impact [46] .
